A switched-capacitor N -path circuit can be employed for filtering an RF signal, as well as a passive downconverter. A known limitation of an N-path filter is that in addition to downconverting signals around the desired center frequency, the circuit also downconverts signals located around harmonics of the center frequency. An N-path filter that uses a PWM representation of a sinusoidal LO to mitigate harmonic downconversion is proposed in this work. Single-edge naturalsampling pulse-width modulated (PWM) clocks are used to drive the switches in the N-path filter. The potential for employing PWM for providing gain control is also described.
I. INTRODUCTION N-path filters frequency-translate the response of baseband filters to around an LO, thereby providing the frequency selectivity of a baseband circuit at a higher frequency [1] . Switchbased implementations of such filters have been demonstrated in recent literature e.g., [2] [3] [4] [5] . N-path filters ( Fig. 1) can provide a high effective quality factor, a high dynamic range and a tunable response, in addition to being scalable with process technology [6] . The filters allow for relaxing linearity at their input by attenuating blockers. Figure 1 . N-path filter and fundamental response at f LO A typical CMOS implementation of a switch-based N-path filter employs non-overlapping pulse-based clocks of equal duty cycle of (1/N f LO ), where f LO is the frequency to which the baseband filter response is translated, and N is the number of paths in the N-path filter (Fig. 1 ). For capacitive baseband loads (C L in Fig. 1) , an input signal at f LO ± f in is effectively filtered by a bandpass response whose bandwidth is determined by R IN , C L and N . The N-Path filter also frequency translates an input signal at f LO ±f in to a baseband signal at f in (nodes V BB,n in Fig. 1 ).
V IN
With N switching paths, input signals around (k × N ± 1)f LO are translated to around f LO at the input node, which is termed harmonic-folding. This problem can be alleviated by increasing N , which effectively pushes out the frequencies from where harmonic folding can occur farther out in frequency, compared to the desired signal input at f LO ± f in . If combined with a band-limiting prefilter, the high-frequency components can be attenuated before they can fold in-band.
Another design challenge is that of harmonic response. In addition to f LO , the baseband response is also translated to kf LO and conversely, an input signal located at kf LO ±f in , is translated to baseband, where for differential implementations, k is odd. This can degrade performance in the presence of an interferer around kf LO , since the interferer after downconversion to baseband would overlap with the signal. An approach to reduce harmonic responses in an N -path filter was shown in [7] , which combined a harmonic-rejection front-end employing transconductor segments with a 1 : √ 2 : 1 gain ratio with N -path filters to suppress harmonic responses. N -path filtering was implemented at the transconductor outputs. The filter does not relax linearity at the input of the transconductor.
Ideally, if sinusoidal LOs are used for frequency-translation, as theoretically analyzed in [1] , the problem of harmonic response is avoided. However, a CMOS switch-based approach does not allow for directly employing a sinusoidal LO.
On the other hand, by employing PWM, a sinusoid can be represented by an equivalent switching waveform, which was demonstrated for providing harmonic rejection in a mixer in [8] . PWM is a signaling scheme, wherein the amplitude information of an analog signal is represented by the duty-cycle of a periodic discrete-level pulse train, that has a frequency that is significantly higher than the highest frequency of the analog signal [9] . Since the PWM signal is a discrete-level waveform, it can be easily combined with a switch-based N -path filter, without the requirement for linear multipliers.
In this work, a PWM-based clocking scheme to reduce harmonic responses in a passive N -path filter is proposed. The architecture, including clock-shaping are described in Section II. The approach also allows for gain control and a tunable input impedance match. Section III describes simulation-based results and the conclusion follows in Section IV.
II. OVERVIEW OF THE ARCHITECTURE
A PWM signal corresponding to a sinusoid and its spectrum are shown in Fig. 2 . The PWM signal is generated by taking the difference of a continuous-time sinusoid of frequency f LO , from a single-edge ramp waveform, and hardlimiting the difference, based on its polarity. The ramp is assumed to be periodic with a frequency of f P W M (period
The closest significant harmonics in the PWM spectrum are located far from the f LO component (Fig. 2 ). 
The time-domain representation of P (t) can be determined by solving for the intersection points of the ramp waveforms with the sinusoid. The coefficients a n and b n can then be derived from P (t). P (t) in Fig. 2 , for a sinusoid amplitude of A LO , can be shown to have a DC component of 0.25, and a fundamental amplitude of 0.5A LO .
The proposed architecture employs the above PWM sinusoids in the switching paths of Fig. 1 . For N = 4, four PWM LOs that provide f LO components with relative phase shift of 90 • are required. The PWM-LOs must be non-overlapping and contiguous so that one and only one load capacitor is connected to the input at any time. This avoids charge-sharing between the load capacitors, or an open-input, that can severely degrade the frequency response.
I and Q PWM clocks are synthesized by comparing sinewaves of amplitude A LO and frequency f LO with quadrature phase-offset, in two consequent time-halves of one PWM pulse period T P W M (Fig. 3 ). This ensures that the I and Q PWM pulses, P I (t) and P Q (t) are non-overlapping. Further, PWM pulses are generated to synthesize out-of-phase f LO components in the I and Q paths each.
A sinusoid with phase 0 is compared to a leading-edge ramp r 1 (t), for example, that is non-zero for 0 < t < T P W M /2. This provides the positive PWM-LO P I + (t). Comparing a sinusoid of phase 180 • to a trailing-edge ramp, r 3 (t), in the same time then provides the complementary PWM-LO P I − (t). P I + (t) and P I − (t) together span a time duration of T P W M /2. To generate the positive Q PWM-LO, P Q + (t), a sinusoid with phase 90 • is compared to a leading-edge ramp, r 2 (t), that is non-zero for T P W M /2 < t < T P W M . The sinusoid of phase 270 • , is compared to trailing-edge ramp r 4 (t) that is non-zero in the same time window, to provide P Q − (t). P I ± (t) and P Q ± (t) together span the full PWM pulse duration, T P W M , and are non-overlapping. Since we assume, f P W M = 16f LO , 16 ramp pulses are applied to each phase of a full cycle of an LO sinusoid. The waveform pairs P I ±(t) and P Q ±(t) are not strictly outof-phase, even though the phases of the frequency components at f LO differ by 180 • , since they are generated by different ramp signals (e.g, r 3 and r 1 ). Consequently, the baseband signals observed on the I+ and I−, and similarly Q+ and Q− paths, are not ideally out-of-phase.
The above issue is addressed by employing a transformer to split the input signal into differential signal components. Each transformer output is applied to a separate 4-path filter, and the outputs of each filter are combined at baseband, similar to a classical N -path filter (Fig. 4) . The PWM waveforms employed in the first N -path filter are denoted by P I,Q ± (1), while those in the second N -path are given by P I,Q ± (2). The transformer provides a phase-split of 180 • between its two outputs. Thus, 4-path filter outputs with clocks of opposite polarities need to be combined. Thus, for example, the P I + (1) path is combined with the P I − (2) path. All harmonic components of these two paths should be ideally out-of-phase. For this reason, both P I + (1) and P I − (2) employ the same ramp waveform in any given T P W M time window. The same argument is applicable for all other signal combinations [P I − (1), P I + (2)], [P Q + (1), P Q − (2)] and [P Q − (1), P Q + (2)].
In a differential sense, e. g., (P I + (1)-P I − (2)), this clocking configuration applies a 3-level PWM switching between levels -1, 0 and 1, to the incident signal. This lacks an f P W M component, which improves quadrature performance.
It is possible to assign a single ramp to any one path of the filter (Fig. 3 ). While the differential LO pairs (P I + (1)-P I − (2)) and P I − (1) − (P I + (2)), are identical waveforms with 180 • relative phase, the common-mode components of the LOs, namely, (P I +(1)+P I −(2)) and (P I +(2)+P I −(1)), are different. This makes the design sensitive to capacitive parasitics at the transformer outputs. To avoid this issue, an LO waveform shown in Fig. 5 is used, which alternates the ramp applied in each path. The 3-level differential PWM waveform is the same as the above case, but here the common-mode of the LO pairs is identical, and its current contribution in the presence of parasitics gets rejected as a common-mode at the transformer input (v rf ).
While the fundamental component of waveform moves to f P W M /2, this component appears as a common-mode in the spectrum of the 3-level PWM, and is rejected at the input, and significant PWM harmonics are still located around f P W M . (Fig. 2 ). An input series inductor is included in the design [4] .
A. PWM Pulse Generator
In the description above, we have assumed that the PWM pulses are generated by comparing a sinusoidal signal to a ramp in an ideal comparator. While this is theoretically possible, for applications requiring LOs in the tens to hundreds of MHz, this would imply the use of GHz-rate PWM ramps, which are difficult to implement. Additionally, this would also require comparators with gain-bandwidth products in the range of hundreds of GHz, which is impractical.
An alternative approach for generating high-frequency PWM clocks is described in [8] (Fig. 6) . The approach uses a voltage-controlled delay line (VCDL) within a delaylocked loop (DLL), and can be employed here. An input clock CLK(t) with periodicity of f LO and pulse width of 1/(2f P W M ) is applied to the VCDL which provides delayed version CLK(t − ∆) at its output. The delayed clock is combined with the input to generate a pulse train P W M (t), whose duty cycle is such that its average value is made equal to a pre-determined reference V REF . For generating a PWM signal with 16 pulses, such as that in Fig. 4, 16 The VCDL is a cascade of inverters, while the OP-AMP in the loop needs a very low gain-bandwidth product, since it is comparing a DC signal only. As such this is a low-power, and yet accurate approach to generate PWM pulses at GHz rates. PWM pulses that are equivalent to those generated by comparison of sinusoids to trailing-edge and leading-edge ramps can both be generated using this approach. This technique is mathematically equivalent to the ramp-based approach.
III. SIMULATION RESULTS
Simulations of the proposed architecture of Fig. 4 are shown below. The basic principle is verified using ideal circuit switches, with specified on-state resistance. The simulations assume a series inductor of 35-nH although an inductor in the range of 20-40 nH is found to provide similar performance. A parasitic capacitance of 100-fF is assumed at the input. The design is also simulated and verified using switches implemented in a 65-nm commercial CMOS process, which includes the full-device model. The design employs PWM with frequency f P W M = 1.6 GHz and a sinusoidal LO with a fundamental frequency f LO = 100 MHz. An ideal clocking network is employed in the simulations, however it is expected that clocking design similar to that previously demonstrated in silicon in [8] will be applicable to this work. The harmonic responses at baseband of an N-path filter with fixed 1/N duty-cycle for N = 16, and PWM LOs in the configuration of Fig. 4 are shown in Fig. 7 . The input frequency is swept within a 50 MHz band around kf LO , for k = 1, 3, 5, 7 and the frequency-translated output at baseband is observed from around kf LO . The harmonic-response is observed to be significantly smaller for the PWM LOs.
The RF response for the above two cases is compared in Fig.  8 for various values of the switch resistance R SW . The filter with fixed duty-cycle LOs exhibits downconversion from all odd harmonics of f LO , while the PWM-LO based filter shows a response only at f LO . The response flattens with increasing R SW [3] . The fixed duty-cycle filter simulations do not include an input inductor, since it degrades the harmonic response. The response of the N -path filter at the input node (v rf in Fig. 4 ) for the desired RF signal is shown in Fig. 9a , as a function of the effective sinusoidal LO amplitude A LO (Fig.  4) . A peak PWM ramp waveform of 1.2 V, and a sinusoidal DC level of 0.6 V is assumed. The peak of the bandpass response RF can be varied as a function of A LO , which implies that the impedance match at the input can be controlled through A LO . The maximum input voltage is observed for A LO ≈ 320 mV, while an optimal input match is observed for A LO = 160 mV. Increasing A LO to near the maximum value of 0.6 V makes the minimum pulse width close to zero, which is difficult to employ in practice, due to rise and fall time limitations in the logic gates and drivers. On the other hand, for A LO < 300 mV, the minimum PWM pulse widths have a duty-cycle in excess of 20%, which is achievable in modern CMOS technologies for f P W M in the GHz range. The baseband response (v I + −v I − in Fig. 4 ) is observed to vary linearly as LO amplitude (Fig. 9b ) is increased and eventually saturate.
It is also possible to use sinusoids at multiples of f LO in the PWM-LO filter, albeit at the expense of degraded harmonic folding. The fundamental bandpass response for various f LO s with f P W M = 1.6 GHz is shown in Fig. 10 at k × 100 MHz, for k = 1,2,4. The corresponding worst-case in-band harmonic folding are at levels of -65, -61 and -32 dB below peak, while considering an input band of up to 800 MHz. These arise from the image response of the filter and potentially can be reduced further.
Simulation results employing MOS devices in a commercial 65nm CMOS process are shown in Fig. 11 , which depicts the RF and baseband response, including harmonic response. Similar to using ideal switches, the design does not exhibit harmonic response. Noise figure and S11 performance are shown in Fig. 12 . An N -path filter that employs multi-phase PWM clocks is proposed. Each path of the N -path implements a sinusoidal LO, which effectively avoid the harmonic responses observed in N -path implementations that employ rectangular pulses. The design can allow for a a passive-mixer based N -path implementation. Performance parameters such as gain and bandwidth can be varied by changing the amplitude of the effective LO sinusoid. Simulation results using ideal switches and physical CMOS devices are presented.
